


Boolean Methods for Multi-level Logic Synthesis

Giovanni De Micheli
Integrated Systems Laboratory



This presentation can be used for non-commercial purposes as long as this note and the copyright footers are not removed

© Giovanni De Micheli – All rights reserved

Module 1

u Objectives

- s What are Boolean methods
- s How to compute *don't care* conditions
 - t Controllability
 - t Observability
- s Boolean transformations

Boolean methods

- u **Exploit Boolean properties of logic functions**
- u **Use *don't care* conditions**
- u **More complex algorithms**
 - s **Potentially better solutions**
 - s **Harder to reverse the transformations**
- u **Used within most synthesis tools**

External *don't care* conditions


u **Controllability** *don't care* set CDC_{in}

- s Input patterns never produced by the environment at the network's input

u **Observability** *don't care* set ODC_{out}

- s Input patterns representing conditions when an output is not observed by the environment
- s Relative to each output
- s Vector notation

Example



- Inputs driven by a de-multiplexer.
- $CDC_{in} = x'_1x'_2x'_3x'_4 + x_1x_2 + x_1x_3 + x_1x_4 + x_2x_3 + x_2x_4 + x_3x_4$.
- Outputs observed when $\begin{bmatrix} x_1 \\ x_4 \end{bmatrix} = \mathbf{1}$


$$ODC_{out} = \begin{bmatrix} x'_1 \\ x'_1 \\ x'_4 \\ x'_4 \end{bmatrix}$$

Overall external *don't care* set

u Sum the controllability *don't cares* to each entry of the observability *don't care* set vector

$$\mathbf{DC}_{ext} = \mathbf{CDC}_{in} + \mathbf{ODC}_{out} = \begin{bmatrix} x'_1 + x_2 + x_3 + x_4 \\ x'_1 + x_2 + x_3 + x_4 \\ x'_4 + x_2 + x_3 + x_1 \\ x'_4 + x_2 + x_3 + x_1 \end{bmatrix}$$


Internal *don't care* conditions



Internal *don't care* conditions

- u Induced by the network structure
- u Controllability *don't care* conditions:
 - s Patterns never produced at the inputs of a sub-network
- u Observability *don't care* conditions
 - s Patterns such that the outputs of a sub-network are not observed

Example of optimization with *don't cares*



u CDC of y includes $ab'x + a'x'$

u Minimize f_y to obtain: $g_y = ax + a'c$

Satisfiability *don't care* conditions

u Invariant of the network:

$$\mathbf{x} = \mathbf{f}_x \rightarrow \mathbf{x} \neq \mathbf{f}_x \subseteq \text{SDC}$$

u $\text{SDC} = \sum_{\text{all internal nodes}} \mathbf{x} \oplus \mathbf{f}_x$



u Useful to compute controllability don't cares

CDC Computation

u Method 1: Network traversal algorithm


- s Consider initial **CDC** = **CDC**_{in} at the primary inputs
- s Consider different cutsets moving through the network from inputs to outputs
- s As the cutset moves forward
 - t Consider **SDC** contribution of the newly considered block
 - t Remove unneeded variables by consensus

Example



Example

- u Assume $\text{CDC}_{\text{in}} = x_1' x_4'$
- u Select vertex v_a
 - s Contribution of v_a to $\text{CDC}_{\text{cut}} = a \oplus (x_2 \oplus x_3)$
 - s Updated $\text{CDC}_{\text{cut}} = x_1' x_4' + a \oplus (x_2 \oplus x_3)$
 - s Drop variables $D = \{x_2, x_3\}$ by consensus:
 - s $\text{CDC}_{\text{cut}} = x_1' x_4'$
- u Select vertex v_b
 - s Contribution to CDC_{cut} : $b \oplus (x_1 + a)$.
 - t Updated $\text{CDC}_{\text{cut}} = x_1' x_4' + b \oplus (x_1 + a)$
 - s Drop variables x_1 by consensus:
 - t $\text{CDC}_{\text{cut}} = b' x_4' + b' a$
- u ...
- u $\text{CDC}_{\text{out}} = e' = z_2'$



CDC Computation

```
CONTROLLABILITY( $G_n(V,E)$ ,  $CDC_{in}$ ) {  
   $C = V$ ;  
   $CDC_{cut} = CDC_{in}$ ;  
  foreach vertex  $v_x \in V$  in topological order {  
     $C = C \cup v_x$ ;  
     $CDC_{cut} = CDC_{cut} + f_x \oplus x$ ;  
     $D = \{v \in C \text{ s.t. all direct successors of } v \text{ are in } C\}$   
    foreach vertex  $v_y \in D$   
       $CDC_{cut} = C_y(CDC_{cut})$ ;  
     $C = C - D$ ;  
  };  
   $CDC_{out} = CDC_{cut}$ ;  
}
```

CDC Computation

- u Method 2: **range** or **image** computation
- u Consider the function **f** expressing the behavior of the cutset variables in terms of primary inputs
- u **CDC_{cut}** is the complement of the **range** of **f** when **CDC_{in} = 0**
- u **CDC_{cut}** is the complement of the **image** of **(CDC_{in})'** under **f**
- u The range and image can be computed recursively
 - s Terminal case: scalar function
 - s The range of **y = f(x)** is **y + y'** (any value) unless **f** (or **f'**) is a tautology and the range is **y** (or **y'**)

Example

u $range(f) = d \ range((b+c)|_{d=bc=1}) + d' \ range((b+c)|_{d=bc=0})$

u When $d = 1$, then $bc = 1 \rightarrow b + c = 1$ is TAUTOLOGY

u If I choose 1 as top entry in output vector:

s the bottom entry is also 1.


$$\begin{bmatrix} 1 \\ ? \end{bmatrix} \rightarrow \begin{bmatrix} 1 \\ 1 \end{bmatrix}$$

u When $d = 0$, then $bc = 0 \rightarrow b+c = \{0,1\}$


u If I choose 0 as top entry in output vector:

s The bottom entry can be either 0 or 1.

u $range(f) = de + d' (e + e') = de + d' = d' + e$




Example



$$f = \begin{bmatrix} f^1 \\ f^2 \end{bmatrix} = \begin{bmatrix} (x_1 + a)(x_4 + a) \\ (x_1 + a) + (x_4 + a) \end{bmatrix} = \begin{bmatrix} x_1 x_4 + a \\ x_1 + x_4 + a \end{bmatrix}$$

Example



$$range(f) = d \ range(f^2|_{(x_1x_4 + a)=1}) + d' \ range(f^2|_{(x_1x_4 + a)=0})$$

$$= d \ range(x_1 + x_4 + a|_{(x_1x_4 + a)=1}) + d' \ range(x_1 + x_4 + a|_{(x_1x_4 + a)=0})$$

$$= d \ range(1) + d' \ range(a' (x_1 \oplus x_4))$$


$$= de + d' (e + e')$$

$$= e + d'$$

$$u \ \mathbf{CDC}_{out} = (e + d')' = de' = z_1z_2'$$


Example

$$CDC_{in} = x'_1 x'_4$$



$$f = \begin{bmatrix} f^1 \\ f^2 \end{bmatrix} = \begin{bmatrix} (x_1 + a)(x_4 + a) \\ (x_1 + a) + (x_4 + a) \end{bmatrix} = \begin{bmatrix} x_1 x_4 + a \\ x_1 + x_4 + a \end{bmatrix}$$

Example



$$\begin{aligned}
 \text{image}(f) &= d \text{ image}(f^2|_{(x_1x_4 + a)=1}) + d' \text{ image}(f^2|_{(x_1x_4 + a)=0}) \\
 &= d \text{ image}(x_1 + x_4 + a|_{(x_1x_4 + a)=1}) + d' \text{ image}(x_1 + x_4 + a|_{(x_1x_4 + a)=0}) \\
 &= d \text{ image}(1) + d' \text{ image}(1) \\
 &= de + d' e \\
 &= e
 \end{aligned}$$

$$u \text{ CDC}_{\text{out}} = e' = z_2'$$

Observability analysis

- u Complementary to controllability**
 - s Analyze network from outputs to inputs**
- u More complex because network has several outputs and observability depends on output**
- u Observability may be understood in terms of perturbations**
 - s If you flip the polarity of a signal at net x , and there is no change in the outputs, then x is not observable**

Observability *don't care* conditions

- u Conditions under which a change in polarity of a signal **x** is not perceived at the output
- u If there is an explicit representation of the function, the **ODC** is the complement of the Boolean difference
$$\text{ODC} = (\partial f / \partial x)'$$
- u Often, the terminal behavior is described implicitly
 - s Applying chain rule to Boolean difference is computationally hard

Tree-network traversal


- u Consider network from outputs to input
- u At root
 - s ODC_{out} is given
 - s It may be empty
- u At internal nodes:
 - s Local function $y = f_y(x)$
 - s $ODC_x = (\partial f_y / \partial x)' + ODC_y$
- u Observability don't care set has two components:
 - s Observability of the local function and observability of the network beyond the local block

Example

$$e = b + c$$

$$b = x_1 + a_1$$

$$c = x_4 + a_2$$



u **Assume $ODC_{out} = ODC_e = 0$**


u **$ODC_b = (\partial f_e / \partial b)' = (b + c)|_{b=1} \oplus (b + c)|_{b=0} = c$**

u **$ODC_c = (\partial f_e / \partial c)' = b$**

u **$ODC_{x_1} = ODC_b + (\partial f_b / \partial x_1)' = c + a_1$**

Non-tree network traversal

- u General networks have forks and fanout reconvergence
- u For each fork point, the contribution to the **ODC** depends on both paths
- u Network traversal cannot be applied in a straightforward way
- u More elaborate analysis is needed



Two-way fork

u Compute **ODC** sets associated with edges


u Recombine ODCs at fork point

u Theorem:

$$s \quad \text{ODC}_x = \text{ODC}_{x,y|x=x'} \oplus \text{ODC}_{x,z}$$

$$s \quad \text{ODC}_x = \text{ODC}_{x,z|x=x'} \oplus \text{ODC}_{x,y}$$

u Multi-way forks can be reduced to a sequence of two-way forks




Example

$$\text{ODC}_c = \begin{pmatrix} b' \\ b \end{pmatrix}; \quad \text{ODC}_b = \begin{pmatrix} c' \\ c \end{pmatrix};$$

$$\text{ODC}_{a,b} = \begin{pmatrix} c' + x_1 \\ c + x_1 \end{pmatrix} = \begin{pmatrix} a' x_4' + x_1 \\ a + x_4 + x_1 \end{pmatrix}$$

$$\text{ODC}_{a,c} = \begin{pmatrix} b' + x_4 \\ b + x_4 \end{pmatrix} = \begin{pmatrix} a' x_1' + x_4 \\ a + x_1 + x_4 \end{pmatrix}$$

$$\text{ODC}_a = \text{ODC}_{a,b|a=a'} \oplus \text{ODC}_{a,c} = \begin{pmatrix} a' x_4' + x_1 \\ a' + x_4 + x_1 \end{pmatrix} \oplus \begin{pmatrix} a' x_1' + x_4 \\ a + x_1 + x_4 \end{pmatrix} = \begin{pmatrix} x_1 x_4 \\ x_1 + x_4 \end{pmatrix}$$



Don't care computation summary

- u **Controllability *don't* cares** are derived by image computation
 - s Recursive algorithms and data structure are applied
- u **Observability *don't* cares** are derived by backward traversal
 - s Exact and approximate computation
 - s Approximate methods compute *don't* care subsets

Transformations with don't cares

u Boolean simplification

- s Generate local DC set for local functions
- s Use heuristic minimizer (e.g., Espresso)
- s Minimize the number of literals

u Boolean substitution:

- s Simplify a function by adding one (ore more) inputs
- s Equivalent to simplification with **global don't care** sets

Example – Boolean substitution

u **Substitute $q = a + cd$ into $f_h = a + bcd + e$**

s **Obtain $f_h = a + bq + e$**

u **Method**

s **Compute SDC including $q \oplus (a+cd) = q' a + q' cd + qa' (cd)'$**

s **Simplify $f_h = a + bcd + e$ with $DC = q' a + q' cd + qa' (cd)'$**

s **Obtain $f_h = a + bq + e$**

u **Result**

s **Simplified function has one fewer literal by changing the support of f_h**

Simplification operator

- u **Cycle over the network blocks**

- s **Compute local don't care conditions**
- s **Minimize**



- u **Issues:**

- s **Don't care sets change as blocks are being simplified**
- s **Iteration may not have a fixed point**
- s **It would be efficient to parallelize some simplifications**

Optimization and perturbation

- u Minimizing a function at a block \mathbf{x} is the replacement of a local function \mathbf{f}_x with a new function \mathbf{g}_x
- u This is equivalent to perturbing the network locally by
 - s $\delta_x = \mathbf{f}_x \oplus \mathbf{g}_x$
- u Conditions for a feasible replacement
 - s Perturbation bounded by local don't care sets
 - s δ_x included in $\mathbf{DC}_{\text{ext}} + \mathbf{ODC} + \mathbf{CDC}$
- u Smaller, approximate *don't care* sets can be used
 - s But have smaller degrees of freedom

Example



u No external *don't care* set.

u Replace **AND** by wire: $g_x = a$

u **Analysis:**

$$s \delta = f_x \oplus g_x = ab \oplus a = ab'$$

$$s \text{ODC}_x = y' = b' + c'$$

$$s \delta = ab' \subseteq \text{DC}_x = b' + c' \Rightarrow \text{feasible!}$$

Parallel simplification

- u **Parallel minimization of logic blocks is always possible when blocks are logically independent**
 - s **Partitioned network**
- u **Within a connected network, logic blocks affect each other**
- u **Doing parallel minimization is like introducing multiple perturbations**
 - s **But it is attractive for efficiency reasons**
- u **Perturbation analysis shows that degrees of freedom cannot be represented by just an upper bound on the perturbation**
 - s **Boolean relation model**


Example

u Perturbations at **x** and **y** are related because of the reconvergent fanout at **z**


u Cannot change simultaneously

s **ab** into **a**

s **cb** into **c**



Boolean relation model



a	b	c	x, y
0	0	0	{ 00, 01, 10 }
0	0	1	{ 00, 01, 10 }
0	1	0	{ 00, 01, 10 }
0	1	1	{ 00, 01, 10 }
1	0	0	{ 00, 01, 10 }
1	0	1	{ 00, 01, 10 }
1	1	0	{ 00, 01, 10 }
1	1	1	{ 11 }

a	b	c	x, y
1	*	*	10
*	1	1	01

Boolean relation model

- u **Boolean relation minimization is the correct approach to handle Boolean optimization at multiple vertices**
- u **Necessary steps**
 - s **Derive equivalence classes for Boolean relation**
 - s **Use relation minimizer**
- u **Practical considerations**
 - s **High computational requirement to use Boolean relations**
 - s **Use approximations instead**

Parallel Boolean optimization compatible *don't care* sets

- u Determine a subset of *don't care* sets which is safe to use in a parallel minimization
 - s Remove those degrees of freedom that can lead to transformations incompatible with others effected in parallel
- u Using **compatible *don't care* sets**, only upper bounds on the perturbation need to be satisfied
- u **Faster and efficient method**

Example

- u **Parallel optimization at two vertices**

- u **First vertex x**

- s **CODC equal to ODC set**

- s **$\text{CODC}_x = \text{ODC}_x$**


- u **Second vertex y**

- s **CODC is smaller than its ODC to be safe enough to allow for transformations permitted by the first ODC**

- s **$\text{CODC}_y = C_x(\text{ODC}_y) + \text{ODC}_y \text{ODC}'_x$**

- u **Order dependence**

Example




u $\text{CODC}_y = \text{ODC}_y = x' = b' + a'$

u $\text{ODC}_x = y' = b' + c'$

u $\text{CODC}_x = C_y(\text{ODC}_x) + \text{ODC}_x(\text{ODC}_y)'$
 $= C_y(y') + y' x = y' x$
 $= (b' + c')ab = abc'$

Example (2)



u Allowed perturbation:

$$s \quad f_y = bc \rightarrow g_y = c$$

$$s \quad \delta_y = bc \oplus c = b'c \subseteq \text{CODC}_y = b' + a'$$

u Disallowed perturbation:

$$s \quad f_x = ab \rightarrow g_x = a$$

$$s \quad \delta_x = ab \oplus a = ab' \not\subseteq \text{CODC}_x = abc'$$

Boolean methods Summary

- u **Boolean methods are powerful means to restructure networks**
 - s **Computationally intensive**
- u **Boolean methods rely heavily on *don't care* computation**
 - s **Efficient methods**
 - s **Possibility to subset the *don't care* sets**
- u **Boolean method often change the network substantially, and it is hard to undo Boolean transformations**

Module 2

u Objectives

s Testability

s Relations between testability and Boolean methods

Testability

- u **Generic term to mean easing the testing of a circuit**
- u **Testability in logic synthesis context**
 - s **Assume combinational circuit**
 - s **Assume single/multiple stuck-at fault**
- u **Testability is referred to as the possibility of generating test sets for all faults**
 - s **Property of the circuit**
 - s **Related to fault coverage**

Test for *stuck-ats*

u Net **y** stuck-at 0

- s Input pattern that sets **y** to TRUE
- s Observe output
- s Output of faulty circuit differs from correct circuit

u Net **y** stuck-at 1

- s Input pattern that sets **y** to FALSE
- s Observe output
- s Output of faulty circuit differs from correct circuit

u Testing is based on *controllability* and *observability*

Test sets – *don't care* interpretation

u Stuck-at 0 on net y

s { Input vector t such that $y(t) \text{ ODC}' y(t) = 1$ }


u Stuck-at 1 on net y

s { Input vector t such that $y'(t) \text{ ODC}' y(t) = 1$ }

Using testing methods for synthesis

- u Redundancy removal
 - s Use ATPG to search for untestable fault
- u If stuck-at 0 on net y is untestable:
 - s Set $y = 0$
 - s Propagate constant
- u If stuck-at 1 on net y is untestable
 - s Set $y = 1$
 - s Propagate constant
- u Iterate for each untestable fault

Example



Redundancy removal and perturbation analysis

u Stuck-at 0 on y

s y set to 0. Namely $g_x = f_x|_{y=0}$



s Perturbation:

$$t \delta = f_x \oplus f_x|_{y=0} = y \cdot \partial f_x / \partial y$$

u Perturbation is feasible \Leftrightarrow fault is untestable

s No input vector t can make $y(t) \cdot ODC_y'(t)$ true

s No input vector t can make $y(t) \cdot ODC_x'(t) \cdot \partial f_x / \partial y$ true

t Because $ODC_y = ODC_x + (\partial f_x / \partial y)'$

Redundancy removal and perturbation analysis

- u Assume untestable stuck-at 0 fault.

- u $y \cdot \text{ODC}_x' \cdot \partial f_x / \partial y \subseteq \text{SDC}$

- u Local don't care set:

- s $\text{DC}_x \supseteq \text{ODC}_x + y \cdot \text{ODC}_x' \cdot \partial f_x / \partial y$

- s $\text{DC}_x \supseteq \text{ODC}_x + y \cdot \partial f_x / \partial y$


- u Perturbation $\delta = y \cdot \partial f_x / \partial y$

- s Included in the local don't care set

Rewiring

- u Extension to redundancy removal**
 - s Add connection in a circuit**
 - s Create other redundant connections**
 - s Remove redundant connections**
- u Iterate procedure to reduce network**
 - s A connection corresponds to a wire**
 - s Rewiring modifies gates and wiring structure**
 - s Wires may have specific costs due to distance**

Example



Synthesis for testability


- u Synthesize fully testable circuits**
 - s For single or multiple stuck-at faults**
- u Realizations**
 - s Two-level forms**
 - s Multi-level networks**
- u Since synthesis can modify the network properties, testability can be addressed during synthesis**

Two-level forms

- u Full testability for single stuck-at faults:**
 - s Prime and irredundant covers**

- u Full testability for multiple stuck-at faults**
 - s Prime and irredundant cover when**
 - t Single output function**
 - t No product-term sharing**
 - t Each component is prime and irredundant**

Example $f = a' b' + b' c + ac + ab$



Multiple-level networks

- u Consider logic networks with local functions in *sop* form
- u **Prime and irredundant network**
 - s No literal and no implicant of any local function can be dropped
 - s The AND-OR implementation is fully testable for single *stuck-at* faults
- u **Simultaneous prime and irredundant network**
 - s No subsets of literals and no subsets of implicants can be dropped
 - s The AND-OR implementation is fully testable for multiple *stuck-ats*

Synthesis for testability

- u **Heuristic logic minimization (e.g., Espresso) is sufficient to insure testability of two-level forms**
- u **To achieve fully testable networks, simplification has to be applied to all logic blocks with full *don't care* sets**
- u **In practice, don't care sets change as neighboring blocks are optimized**
- u **Redundancy removal is a practical way of achieving testability properties**

Summary – Synthesis for testability

- u **There is synergy between synthesis and testing**
 - s **Don't care conditions play a major role in both fields**
- u **Testable network correlate to a small area implementation**
- u **Testable network do not require to slow-down the circuit**
- u **Algebraic transformations preserve multi-fault testability, and are preferable under this aspect**